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1000-Fold Double-Flux-Quantum Voltage Multiplier
Employing Directional Propagation of Flux Quanta
through Asymmetrically-Damped Junction Branches
Yoshinao Mizugaki, Yuma Arai, Tomoki Watanabe, and Hiroshi Shimada
Abstract—Precise voltage generation is a unique feature of
single-flux-quantum (SFQ) circuits, in addition to their high-
speed digital signal processing with low power consumption.
We investigated SFQ pulse-frequency modulation D/A converters
for metrological applications. In our SFQ-based D/A converters,
the maximum output voltage is determined by the maximum
SFQ pulse-frequency at the pulse number multiplier, and by the
voltage multiplication factor at the voltage multiplier. In this
study, we present our new design for a double-flux-quantum
amplifier (DFQA) that works as a quantum voltage multiplier.
In the new parameter set, we tuned the damping parameters of
the Josephson junctions to realize proper propagation of SFQ
pulses. A 1000-fold DFQA designed with the new parameter
set was fabricated using a 25-A/m2 Nb/AlOx/Nb integration
technology. A 1000-fold voltage multiplication was confirmed
for the input voltage up to 43 V, with a corresponding SFQ
repetition frequency of 21 GHz. That is, the output voltage
reached 43 mV.
Index Terms—Superconducting integrated circuits, Josephson
effect, Digital-analog conversion.
I. INTRODUCTION
THE AC Josephson effect is a phenomenon that occurswhen the voltage, V across a Josephson junction is
proportional to the temporal differentiation of the junction
phase difference, . It is expressed as V = (0=2)(@=@t),
where 0 is a single-flux-quantum (SFQ). Its time average
hV i is expressed as hV i = 0f , where f is the number of 2
phase leaps in a unit time.
In a superconducting SFQ circuit, one 2-phase-leap of
a Josephson junction corresponds to one SFQ pulse. This
means that precise voltage generation is possible in an SFQ
circuit with well-controlled SFQ pulse trains [1], [2]. Several
prototypes of SFQ-based digital-to-analog converters (DACs)
for metrological applications have been reported [3]–[5]. Our
9-bit, 2.5-mV DAC comprising 1544 Nb/AlOx/Nb Josephson
junctions has also been reported, where SFQ pulse-frequency
modulation was employed for changing the analog output
voltages [6], [7]. The maximum output voltage was determined
by the maximum SFQ pulse-frequency at the pulse number
multiplier (12.3 GHz), and by the voltage multiplication
factor at the voltage multiplier (100-fold). (The product of
2:07 10 15 Wb, 12.3 GHz, and 100 is 2.5 mV.)
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One disadvantage of SFQ-based DACs is their relatively
small output voltages compared to other Josephson voltage
standard technologies [8], [9]. For our SFQ-based DACs,
improving the voltage multiplication factor could be the most
effective way to address this shortcoming because a 10-fold
improvement in the SFQ pulse-frequency would be difficult to
achieve. Among several ideas on voltage multipliers [1]–[3],
[10], [11], we employed the double-flux-quantum amplifier
(DFQA) [12]. In fact, we implemented a 100-fold DFQA in the
9-bit DAC described above [6], [7], while evaluating a 1000-
fold DFQA independently [13], [14]. The 1000-fold DFQA
worked for input voltages up to 27 V, with a corresponding
SFQ repetition frequency of 13 GHz. The maximum input
voltage was approximately 40% of the value obtained by
numerical simulation.
During our study on DFQAs, we discovered a new set of
device parameters that enabled operation without flux biasing
[15]. Its operation was experimentally demonstrated, although
the range of its operation for the input voltage was less than 17
V (40% of the numerical result). We also determined that the
directional propagation of SFQ pulses was achieved in the new
DFQA through asymmetrically-damped junction branches.
In this study, we refined the DFQA with a new parameter set
[16]. A simple numerical simulation of directional SFQ prop-
agation through asymmetrically-damped junction branches is
presented prior to the detailed description of refinement.
Furthermore, we present the design and operation of a 1000-
fold DFQA realized through the new parameter set.
II. DIRECTIONAL PROPAGATION OF FLUX QUANTA
THROUGH ASYMMETRICALLY-DAMPED JUNCTION
BRANCHES
In SFQ circuitry, a buffer stage with an escape junction is
commonly used to realize the directional propagation of flux
quanta, where the difference in the critical currents of two
serially-connected junctions is the most important considera-
tion [17]. The original DFQA also employs the difference in
critical currents [12]. Conversely, our parameter optimization
using the SCOPE2 program [18] suggested that the difference
in junction damping is a possible alternative design principle
[15].
Fig. 1 shows a schematics of a part of a DFQA with a
propagation sequence of flux quanta [12]. A three-junction
loop (3JL) including a JJA, JJB, and JJC is a fundamental
cell that is stacked in a DFQA. In the parameter set of
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Fig. 1. Propagation of a SFQ in a three-junction loop (3JL) of a DFQA. Two
magnetic bias lines are not shown.
the original DFQA, the JJA and JJC are critically damped
while the JJB is under-damped without a shunting resistor.
Magnetic flux biases are also applied to 3JLs and two-junction
loops in between, although they are not shown in Fig. 1. The
sequence of operation is as follows: First, an input SFQ is
transferred into the first 3JL through the JJA. Second, it passes
through the JJB where the DFQ is generated (4-transition).
Concurrently, an opposite (reflected) SFQ is generated in the
3JL and transferred to the next cell through the JJC. Repeating
this sequence f times in a unit time adds the average voltage
of 0f to the output voltage.
There are two important steps towards realizing this DFQA
operation: First, DFQ generation is performed at the under-
damped junction, JJB. Second, the direction of propagation
of the opposite (reflected) SFQ. The reflected SFQ needs
to move towards next stage through the JJC and not return
through the JJA. In the original parameter set [12], the critical
current of the JJC is 40% less than that of the JJA. (Detailed
values are shown in Table I and will be discussed later.)
Thus, the reflected SFQs propagate to the next cell through
the JJC. Conversely, there is no significant difference between
the critical currents of the JJA and JJC in the new parameter
set [15]. Instead, the JJA is heavily damped and the JJC lightly
damped. Such difference in junction damping ensures that the
direction of propagation of the reflected SFQs is through the
JJC.
To demonstrate the directional propagation control using
asymmetrical damping, we performed a simple circuit simula-
tion. The circuit model is shown in Fig. 2(a). It is composed
of a Josephson transmission line (JTL), in which the junctions
are critically damped (c  2IcCJR2J=0 = 1:0, where Ic,
CJ, and RJ are the critical current, capacitance, and resistance
of the junction, respectively), with two junctions in series at
the right end. c is commonly referred to as the McCumber-
Stewart parameter [19], [20]. One of the junctions, the JJbttm
is critically damped. The damping of the other, JJtop, is varied
by changing the value of the shunting resistance. Fig. 2(b)
shows the dynamic properties of the SFQ propagation at the
JJtop–JJbttm branch. It was observed that SFQ propagates
through the junction with larger c. This is an alternative
principle for achieving directional SFQ propagation. That is,
when c of JJtop is greater than 1, an SFQ coming through JJ0
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Fig. 2. (a) Circuit model used in the simulation of asymmetrically-damped
junction branches. SFQ pulses are transferred through a JTL comprising
critically-damped Josephson junctions (c = 1:0). JJbttm at the right end
is also critically damped while the damping parameter (c) of the JJtop is
varied. The critical currents of all the Josephson junctions were assumed to be
identical. (b) Propagation direction plotted on the c–normalized bias plane.
(The bias currents are normalized by the critical current of a single Josephson
junction.) The results are classified into four states: MFQ gen. (generation of
multiple flux quanta), JJtop switched (2-phase leap only at JJtop), JJbttm
switched (2-phase leap only at JJbttm), and stored (neither JJtop nor JJbttm
switched by an SFQ). (c) Delay from the JJ0 (the last junction of the JTL)
to either the JJtop or JJbttm.
(the last junction of the JTL) passes through JJtop. In contrast,
when c of JJtop is less than 1, an SFQ coming through JJ0
goes through JJbttm with a c of 1.0.
The delay from JJ0 to JJtop and from JJ0 to JJbttm are
plotted in Fig. 2(c). When the c of JJtop is greater than
1, the JJtop switches, not the JJbttm, and the delay becomes
shorter as c of JJtop increases because the damping of JJtop
is decreased.
Conversely, the bias margins for c > 1 shown in Fig. 2(b)
are not as wide as those for c < 1. When the c of JJtop is
less than 1, the JJbttm switches, not the JJtop, and the delay
becomes shorter as the c of JJtop decreases. Although the c
of JJbttm is fixed at 1.0, the selection of a switching junction
takes shorter time as the difference in the c values becomes
larger.
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Fig. 3. Equivalent circuit of a 3JL used as a fundamental cell of a DFQA.
TABLE I
CIRCUIT PARAMETERS OF A 3JL CELL.
This work Original [12]
L1 / pH 2.9 1.6
L2 / pH 0.68 1.9
L3 / pH 0.62 0.70
L4 / pH 1.5 none
M1 / pH 0.36 0.27
M2 / pH none 0.16
IcA / mA 0.10 0.24
RsA / 
 0.58 1.6
cA 0.022 0.98
IcB / mA 0.21 0.22
Rsg / 
 384 366
cB 4:3 104
IcC / mA 0.13 0.14
RsC / 
 35 2.8
cC 138 1.0
To calculate the McCumber parameters of cA, cB, and cC, we
assumed that the Josephson current density, specific capacitance, and
IcBRsg product were 25 A/m2, 55 fF/m2, and 80 mV, respectively.
III. REDESIGN OF THE DFQA PARAMETERS
As described above, a DFQA comprises 3JL cells connected
in series [12]. Figure 3 shows the equivalent circuit of a single
3JL.
The original 3JL has three bias lines: one for direct bias
current and the other two for magnetic flux biases to the loops.
From the viewpoint of large integration, less bias lines are
desirable. Thus, in our previous study [15], we redesigned
circuit parameters by gradually reducing the flux bias currents
Ifb1 and Ifb2. This was done using the optimization tool,
SCOPE2 [18]. We finally reached the parameters that enabled
us to operate a DFQA without flux biasing, although the
operating margins were quite limited compared to the margins
predicted by numerical simulation.
After the experimentation, we checked the layout and the
equivalent circuit of the 3JL, and found that the equivalent
circuit was not accurate enough [16]. We refined the equiv-
alent circuit by adding L4 in Fig. 3, then re-optimized the
parameters using SCOPE2. The results of the re-optimization
are listed in Table I with the original parameters [12].
In the original parameter set [12], the critical current of
the JJC (IcC) was set to 0.14 mA, which is 40% less than
that of the JJA (IcA = 0:24 mA) as described in Table
I. Conversely, in the new parameter set, the JJA is heavily
damped (cA = 0:022) while the JJC is lightly damped
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Fig. 4. (a) Photomicrograph of a 3JL. (b) Photomicrograph of a 1000-fold
DFQA comprising 999 3JLs. (c) Measurement setup. An SFQ pulse train
into the circuit can be introduced via either of the two possible methods: a
dc/SFQ (d/s) converter driven by an ac current source, or a single junction
overbiased by a dc current source. Two input paths are merged in a confluence
buffer (CB). The average voltages of the input (VIN) and output (VOUT) were
measured.
(cC = 138). Such difference in damping makes the reflected
SFQs to propagate through the JJC. It should be noted that
the resistor of 35 
 would be long and have a certain amount
of parasitic inductance. In this work, however, we did not
include such parasitic inductance in numerical simulation for
simplicity.
Besides the addition of L4, we decided to omit one flux
bias line related to M2 and Ifb2 because the re-optimized M2
value was one digit less than M1 value. On the other hand,
we needed to keep the other flux bias line to ensure that the
operating margins were wide enough.
IV. EXPERIMENTS, RESULTS, AND DISCUSSION
We designed a 1000-fold DFQA using the new param-
eter set. Test chips were fabricated using the 25-A/um2
Nb/AlOx/Nb Josephson integration process (STP2) of the
National Institute of Advanced Industrial Science and Tech-
nology (AIST), Japan, which is based on Nb circuit fabrication
process developed in the NEC Corporation [21]. Figs. 4(a) and
4(b) show photomicrographs of a single 3JL and the entire
1000-fold DFQA, respectively.
In the measurements, the test chip was cooled down in a
liquid helium bath. The measurement setup is illustrated in
Fig. 4(c). We adopted two methods for introducing an SFQ
pulse train into the circuit. In the first method, we used a
dc/SFQ (d/s) converter that was prepared as a fundamental
cell in the CONNECT cell library [22], driven by an external
ac current source. The input voltage was calculated as 0fIN,
while the output voltage VOUT was measured using a digital
multi-meter. In the second method, we used a single Josephson
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junction (input junction) overbiased by an external dc current
source. (The critical current of the input junction was 0.10
mA, shunted by a 1.2 
 resistor.) The average input voltage
VIN and VOUT were acquired via digital oscilloscope through
40 dB differential voltage pre-amplifiers. The input SFQ pulse
repetition frequency was calculated using VIN=0.
Fig. 5(a) shows fIN-VOUT characteristics obtained using a
dc/SFQ converter for feeding the input SFQ pulse train. In this
measurement, the maximum input frequency for the 1000-fold
voltage multiplication was 1 GHz. Below 1 GHz, the VOUT
followed an ideal 1000-fold voltage multiplication line. The
maximum relative error was 0.18%, calculated using fjVOUT 
10000fINj=10000fINg  100% with the experimental val-
ues of fIN = 700 MHz and jVOUT   10000fINj = 2:6 V.
These values are comparable with the results of our previous
1000-fold DFQA [14]. Although the origins of voltage errors
are not clearly understood at the moment, external noise is
probably dominant. Beyond 1 GHz, it was impossible to
confirm stable operation because the multiplication factor was
strongly dependent on the amplitude of the ac signal source.
The bandwidth of our experimental setup seemed insufficient
for input frequencies above 1 GHz.
Fig. 5(b) shows the experimental results for the VIN–
VOUT characteristics measured using the overbiasing method.
Voltage fluctuation was most likely due to external noise. The
VOUT followed the ideal line of 1000VIN for VIN below 43
V, with a corresponding SFQ repetition frequency of 21 GHz,
which was 64% of the value obtained by numerical simulation.
This maximum input voltage shows significant improvement
over our previous result of 27 V (13 GHz) [13], [14]. Above
43 V, the VOUT became less than the ideal values for the
1000-fold voltage multiplication.
As described in the introduction, the new parameter set
realizes wider bias margins that the original parameter set [15].
For example, the margins for Isb and Ifb1 are improved from
17% to 23% and from 33% to 157%, respectively.
The wider bias margins realized by the new parameter set
are likely to contribute to a wider operating range for VIN.
Numerical simulation also suggested that the transit time of
an SFQ through one 3JL was improved from 12.5 to 10.5
ps. Faster SFQ propagation in the DFQA is also desirable for
wider operating ranges.
V. CONCLUSIONS
We presented a new design for 3JLs in DFQAs, where the
damping parameters of the Josephson junctions were tuned to
realize proper propagation of SFQ pulses. Their directional
propagation in asymmetrically-damped junction branches was
numerically demonstrated using a simple circuit model. We
then described our refinement of the equivalent circuit and
re-optimization of the circuit parameters. A 1000-fold DFQA
was fabricated through niobium integration technology using
the new parameter set. A 1000-fold voltage multiplication was
confirmed using two measurement methods. The multiplica-
tion accuracy was evaluated using a d/s converter with input
frequencies below 1 GHz, with relative errors less than 0.18%.
The maximum input voltage checked using the overbiasing
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Fig. 5. (a) fIN–VOUT characteristics measured using a d/s converter. The
maximum fIN for correct operation was 1 GHz. The relative multiplication
errors were less than 0.2%. (b) VIN–VOUT characteristics measured using the
overbiasing method. The maximum VIN for 1000-fold voltage multiplication
was 43 V, with a corresponding SFQ repetition frequency of 21 GHz.
method was 43 V, with a corresponding SFQ repetition
frequency of 21 GHz. The output voltage reached 43 mV. This
was a 60% improvement over our previous 1000-fold DFQA
design using the original parameter set [12]–[14].
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